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This thesis perfo11ned a complete design of an adaptive processor chip in l.5u CMOS 
technology. This adaptive processor chip can be used in a variety of medium speed (up to 
250Ksample/sec) signal processing applications like echo cancellation, channel 
equalization, linear predictive ccxling etc. Theoritical studies and several software 
simulation programs were written to evaluate adaptive characteristics of several 
algorithms. In particular, the Svoboda/Roma's multiplicative coefficient updating 
algorithm was adopted for VLSI integrated circuit implementation. 
About 10 unique library subcircuits and 16 subcircuits custom designed by the author are 
used in this chip. The custom designed subcircuits include a 10bit multiplying DIA 
converter, a novel concurrent analog shift register and digital timing control circuit, a 
behavioral level synthesized Shift-Polarity-Add digital coefficient update module etc. 
Since high-speed analog signal processing operations are generally limited by the 
operational amplifier, theoritical studies on special issues and techniques relating to high 
speed operational amplifier designs was explored. And finally, a high-speed operational 
amplifier was designed. 
- I -
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1. CHAPTER 1: OVERVIEW OF ADAPTWE FILTER 
The origin of optimum filter theory goes back to the pioneering work of Wiener and 
Kolmogorov in the 1940's. They fortnulated the statistical design of an optimum linear 
filter. The Wiener theory of optimum filters was enhanced by Kalman and Bucy 
[60Kalman, 61Kalman]. A detail account of the theory of optimum filters is given by 
Kaila th [7 4 Kaila th]. 
Adaptive filters generally consists of two distinct parts: a filter structure, and an adaptive 
algorithm for updating the coefficients of that filter. The many possible combinations of 
filter structures and algorithms give bewildering variety of realizations. 
Generally, adaptive filters fall into one of the three categories: 
1.1 Infinite Impulse Response (/IR) Structure 
These filter comprises of both feedforward and backward multipliers, whose multipling 
coefficients control the zeroes and poles of the filter respectively. Advantages of IIR 
adaptive filter are fast convergence and sharper cut-off obtainable from a lower order 
filter. 
However, coefficient sensitivity, lack of control on phase response and possible regions 
instability prevented it from general acceptance. 
1.2 Finite Impulse Response (FIR) Structure 
The most common FIR structure is the transversal where only feedforward multipliers are 
- 2 -
used. Since the filter has only zeroes and no poles, it is unconditionaly stable. With an 
•P •• 
odd or even symmtry in impulse response, linear phase response is produced. However, a 
comparatively large number of coefficients is required to obtain a sharp cut-off. 
) 
Lattice structure is another type of FIR filter. This filter splits the input signal into sets of 
forward and backward residual signal samples, with delays added to the backward 
channel. These signals are multiplied by the P ARCOR coefficients. This structure 
performs spectral orthogonalization and thus has fast convergence even for large 
eigenvalue spreads in the input signal autocovariance matrix. 
1.3 Trans/ orm-Based Filters 
These filters are based on signal transformation techniques. A filter can be implemented 
by Fourier transforming the input signal, multiplying by a set of complex frequency 
domain weights, fallowed by inversed Fourier transform processing. For large order 
(> 128), these type of filter can be more efficient than the transversal implementation. 
These filters have uniform convergence rate. 
Adaptive algorithms generally belongs one of the two categories. 
1.4 Least-Mean-Square (LMS) 
The least~mean-square (LMS) or stochastic gradient method orginally developed by 
Widrow and Hoff in 1960 in the study of adaptive switching circuits. These recursive 
algorithms minimized the mean of square of the error signal (MMSE), avoided explicit 
solution of a set of linear equations by incrementally moving the parameter vector in the 
direction opposite to the gradient vector of the mean-square-error surface. Owing to its 
- 3 -
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simplicity, robustness and adequate performance, it is the most widely used alogrithm. 
1.5 Least-Square-Algorithms 
The least-square algorithms minimize the sum of squares of the error signal over a finite 
length Of data. The minimization of this s,uared-summed error signal implicitly involves 
the calculation of a sampled autocorrelation function followed by a matrix inversion. 
The general problem of finding the optimal least square solution for a given set of data 
has/a,long and rich history, its origins are usually attributed to Gauss and the estimation 
of the motion of heavenly bodies [1809Gauss]. 
Recursive least square (RLS) algorithm is closely related to the Kalman filter theory 
[60Kalman], and Godard [74Godard] was the first to use it on an adaptive transversal 
filter. The RLS algorithm has-l)wen used extensively for system identification and time-
series analysis, its application has been relatively limited. The original least square 
solution using the classical Gaussian elimination technique requires approximately N 3 
• 
operations. 
Ljung [78Ljung] exploited the shifting data property in the covariance matrix and 
reduced the computation to::: 10 N. These are called the "fast Kalman" algorithms. This 
advance sprouted a variety of other fast algorithms [81Godard, 81Lawrence,81Satorius]. 
Recently, even more efficient filters of the fast Kalman type has been derived using 
vector space approaches [83Cioffi, 83Honig] which reduced the operation to::: 7N. 






complex than the stochastic gradient type and required higher precision and have more 
numerical and stability JD>blems. 
1.6 Applications of Adafllive Filter 
. 
Adaptive processing system/filter finds a wide variety of applications in many different 
y? areas. Cowan [85Cowan] and Treichler [86Treichler] have excellant coverage on 
adaptive filter applications. Some of the more prominent applications are listed below: 
1. Spectral estimation of speech and linear predictive coding 
2. Adaptive transmission channel equalizati~n 
J 
3. Noise cancellation and echo cancellation 
4. Spectral line enhancement 
5. Adaptive beam forming 




. ___ / 
2. CHAPTER 2: ADAPTIVE ALGORITHMS 
The LMS stochastic gradient algorithm is first derived and examined to f onn the basis for 
evaluating the Svoboda/Roma's multiplicative algorithm in Section 2.4. 
2.1 Least-Mean-Square (LMS) Algorithm 
Consider the adaptive transversal filter shown below 
Xm Xm-1 Xm-2 
__
 _..._---I z -1 z -1 .__ Xm-L 
-- z-• ---
SUMMATION/INTEGRATION m 
Fig. 2.1 The Adaptive Linear Combiner 
Length of filter = L 
L delay laps 











Using vector not,ion and defining input sampled signal Xm and weight coefficients Wm 
as, 
Xm = [Xm Xm-1 ··· Xm-k ··· Xm-L]T 
Wm= [w0m Wtm ... W1cm •.• WLm]T 
(2.1) 
(2.2) 
where m is the sample time index, T for transpose of the vector. There are L delay 
elements and L+ 1 weights. The output is given by the convolution summation of input 
- 6 -
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samples and the tap weights, 
L 
Ym = r W1cmXm-k 
k=O 
=X~Wm=W~Xm 
The error signal during the m sample time index is, 
Em =dm -ym 
substituting (2.4) into (2.5), 
Em =dm -X~W=dm -WrXm 





E~ = d~ + WTXmXlW-2dmX~W (2.7) 
If Em, dm and Xm are statistically stationary and taking the expected valued of (2.7) over 
m: 
E[E~] = E[d~] + WTE[XmX~]W - 2E[dmX~]W 
. Let the input correlation matrix R be defined as: 




R = E[XmX~] = E Xtm 
X1anXOm X1onX1m xb . XkmXLm 
XL.mXOm XLmXlm XLmXkm 2 XI..m 
(2.8) 
(2.9) 
The main diagonal terms are the mean squares of the input components, and the cross 
terms are the cross correlations among the input components. Let P be similary defined 
as the column vector, 
(2.10) 
This vector is the set of cross correlation between the desired response and the input 






It is clear from this expresssion that the mean-square error ~ is precisely a equadratic 
function of the component weight vector W. The quadratic mean-square error function is 
called the performance function (surface) and forms a hyperparaboloid in L+l 
dimensional space. With a quadratic perfo11nan.ce function, there is only a single global 
minima and no local minima exists. The minima of the perforrnance surface can be seek 
with the aid of the gradient vector. This column gradient vector is obtained by 
differenting (2~ 11 ), 
V= a~ = 
aw 
a~ a~ a~ a~ 




To obtain the minimum mean-square error, the weight vector is set at its optimal value 
w•, where the gradient is zero, 
* V=0=2RW -2P (2.14) 
The optimal weight vector w*, sometimes called the Weiner weight vector is then, 
(2.15) 
This expression is the Weiner-Hoff equation in matrix fo11n. The minimum mean-square 




2.2 Properties of The Quadratic Performance Surface 
The quadratic mean-square-error perfonnance surf ace is a function of the input 
co11elation matrix R. Many adaptive system properties are related to eigenvalues and 
eigenvectors of the matrix R. Defining Q as eigenvector matrix of R and A as the 
corresponding eigenvalue matrix. Then the norm form equation of R is 
(2.17) 
It can be shown [85Widrow] that the eigenvectors of the input correlation matrix define 
the principal axes of the error surface and the eigenvalues give the second derivatives of 
the error surf ace with respect to the principal axes of l;. 
To express the e11or surface in its principal axes, a linear transfo11nation followed by a 
rotational transformation is applied to the error surf ace equation written in· anotlier form: 
[Natural Axes] (2.18) 
- -[Translation]_ (2.19) 
[Rotation] (2.20) 
-[Principle_ Axes]_ (2.21) 
2 .3 Performance of the LMS Algorithm 
By updating the weights in the negative direction to the gradient vector, an adaptive 
system will converge to the minima of the perf onnance surface, i.e. 
Wm+l = Wm - µVm (2.22) 
The performance surface (mean-square-error function) was defined as MSE =I;= E[e~] 




















Hence the LMS algorithm is: 
Wm+l =Wm+ 2µ£mXm 
Convegence of the algorithm is guaranteed only if 
1 





< -----------(L+ l)(total input signal power) 
(2.23) 
(2.24) 
Where A.max is the maximum eigenvalue of R, and tr[ R ] is the trace of the matrix R. 
The time constant associated with the convergence of the mean-square learning curve 
(i.e. ~ versus iteration number m) is tmse, 
- 10 -
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The ratio of the excess mean-square error to the minimum mean-square is a measure of 
the cost of adaptivity and is called the misadjustment M, 
M = excessMSE 
~min 
:: µtr[R] 
::: L+l ( 1 )av 
4 'tmse 
2.4 Svoboda/Horna' s Multiplicative Algorithm 
In 1951, Svoboda [51Svoboda] developed a fast converging multiplicative stochastic 
gradient type of algorithm for solving a system of linear simultaneous equations on an 
analog computer. Homa [77Horna] implemented a multiplicative tap coefficients 
updating alogrithm in an echo canceller. 
This multiplicative algorithm was found to have faster convergence than other gradient 
based algorithms, and up to an order of magnitude faster for high values of tap 
coefficients. This algorithm is also independent of input signal power and changes in 
power density spectrum. The algorithm can be readily implemented in hardware and is 
about one-tenth the complexity of linear coding and convolutional processor solution. 
- 11 -
,, 
The convolution summation output is given by, 
L 
Ym = ~ Wm(k)x(m-k) (2.28) 
k=O 
where m is the samplex index and k is the tap index. The tap coefficient updating 
algorithm is: 
Wm+l (k) = Wm(k)(l + ~) 
~ = z-N sgn(Em)<?(Em)sgn(Xm)<t>(Xm) 
Xm = x(m-k), k=O, 1,2, · · · L. 
1 x~O 
sgn(x) = -1 x<O 
(2.29) 
(2.30) 
The factor 2-N is the convergence factor that is directly related to the speed of 
convergence and the steady state residual error after convergence. 
The function q>(.) is called the dither function. This two-valued function contributes to 
rapid initial convergence during transient and it creates a digital inert zone · in the 
correlator's loop. This inert zone substantially improves the stability of the adaptive 
system under the steady-state conditions. The dither function for x(m-k) and Em, { 
k=O, 1,2 ... L} are; 
cj>(x(m-k)) = 1, for I x(~-k) I > 1 
aXm 
= 0 otherwise. 
I Em I 
<t>(Em) = 1, for _ > 1 
~Xm 
= 0 otherwise. 
(2.31) 
(2.32) 
where Xm is the true root-mean-square (r.m.s.) value of the sequence Xm. a and ~ are 
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constant between 1 and 2 that control the sensitivity of the erro,r detector and the size of 
the window of the inert zones. However, the true r.m.s. value of Xm can be approximated 
by averaging the absolute values I Xm I (See Section 3.2). 
For an absolute-valued sinusoid (i.e. a full-wave rectified sinusoid), the average value to 
r.m.s. value ratio is 0.9; and for white noise, the error signal, is 0.8. Hence the estimated 
r.m.s. value for Xm may be used for the estimated r.m.s. value of the error signal. 
2.5 Behavioral Modelling And Simulation 
Three behavioral models and simulation programs are written to evaluate the 
I 
characteristics of the adaptive algorithms. They are; 
1. Least-mean-square algorithm with linear multiplication and additive tap coefficient 
updating. i.e. 
Wm+l (k) = Wm (k) + (2µ)*(Em)*(x(m-k)) (2.33) 
2. Least-mean-square algorithm with "Clipped" data and error and additive tap 
coefficients updating. i.e. 
Wm+I (k) = Wm (k) + (2µ)*sgn(£m)*sgn(x(m-k)) (2.34) 
3. Svoboda/Horna's multiplication algorithm as given by eq.(2.29) and eq.(2.30). 
A numerical example is used to evaluate these three algorithms. Below shows an 




Xm=sin { (2*pi*m)/N} 
N=16 
z -1 
S ummation/lnte gration 
ym 
·' 
dm=2cos { (2*pi *m)/N} 
em 
Fig. 2.2 A Two Tap Weights Adaptive Linear Combiner GROUP:1W221 
The input correlation matrix R and correlation vector P are, 
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x5m XmXm-1 R=E 2 
Xm-lXm Xm-1 
-
27t 0.5cos( N ) 0.5 
- O 5 ( 21t ) 0.5 
. cos N 
( 0.5 0.4045] 
= 0.4045 0.5 









Using these results in (2.15), we obtain the performance function for this example; 
~ = E[E~] = E[d~] + wTRw - 2pTw 
21t 
1 cos( N ) 
=2+0.5][wow1] Z1t 1 
cos( N ) 
wo - 2[0 -sin( 21t )] wo 
W1 N W1 
= 0.5(w5 + wi) + wow1 cos( 27t) + 2w1 sin( 27t) + 2 N N 
The optimum Weiner weight vector can be found using (2.17), 
T 
w* = R-1 P = 2cot( 21t) - 2csc( 21t) 
N N 





The input correlation matrix R can be expressed in its normal form in terms of 
eigenvalue matrix A and eigenvector matrix Q as in (2.17). 
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( 0.5 0.4045] _ _!_ ( 1 t] (0.09 0 ] [t -tJ 0.4045 0.5 - 2 -1 1 0 0.90 1 1 (2.39) 
Thus the eigenvector conesponding to eigenvalue Ao = 0.09 is Qo = _!_ ( 1 ) and the 2 -1 
eigenvector corresponding to eigenvalue A.1 = 0.90 is Q1 = f U) . 
The spread of eigenvalues in this example is, 
A.1 = 0.90 == 10 
A{) 0.09 . 
The next three graphs (Fig.2.3, 2.4, 2.5) show the behavioral level simulation runs of the 
three algorithms (Linear LMS, Clipped LMS, Roma's) for this example in seeking to the 
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2 .6 Comparisions of The Adaptive Algorithms 
The following are my own observations while evaluating the algorithms with the 
simulation programs. 
1. The LMS algorithm with linear multiplication and additive tap weights updating 
perfo11ns very well in overall aspects. It is very robust, i.e. it converges in 
practically all cases, and in cases where other algorithms failed. Its convergence 
time is quite rapid, as well as resulted in small steady-state residual errors. 
However, the biggest hinderance is that it is very expansive and quite difficult in 
hardware to built robust four-quadrant multipliers with high linearity, small 
distortions and offset under all process and temperature variations etc. 
2. The Clipped (data and error) LMS algorithm performs well in less demanding 
situations. Its convergence rate is not as good as the linear version. Its convergence 
path is a lot more erratic and has large steady-state residual errors. However, its 
hardware requirement is almost 10 fold simplier than other algorithm 
implementations. And this advantage makes it irresistable in systems where its 
perf 011nance is acceptable. 
3. The Svoboda/Roma's multiplicative update algorithm is offering a overall good 
solution of (i) fast convergence (ii) small steady-state errors and (iii) relatively 
simple hardware implementation. Indeed, it was observed to be fast converging in 
the simulation runs and have relatively small steady-state errors. Its hardware 
requirement is quite attractive, since the update algorithm and convergence factor 




2 .7 Additional ;Comments on Horna' s Algorithm 
Several perculiar behavior were noted while evaluating the Horna's algorithm; 
1. The tap weights update algorithm is, 
Wm+l (k) = Wm(k)(l + Li) 
If any of the weight is initially zero, or crosses zero or zero for any reason(s), since 
the weights are coded as 16bit digital values in the FIFO memory and operated by 
digital adders, the zero value could exist indefinitely. Some mechanism needs to be 
provided to avoid this zero weight value condition, or the algorithm could revert to 
(2.34) for small weights. 
2. The direction of weight value update differs from the general LMS or gradient 
method ! Below table concisely summarized the different conditions. 
LMS: Wm+l (k) = Wm(k) + Li 
HORNA: Wm+l (k) = Wm(k)(l + Li) 
Assuming I Wm (k) I > I Li I and I Li I :::: 1.0. Note that in steady-state l ~ I is small, 
but during the important convergence transient, it is NOT small. 
Wm(k) Li LMS: Wm+l (k) HORNA: Wm+l (k) 
+ve +ve Small increase Large increase if J Lil> 1 
Small increase if l~I< 1 
+ve -ve Small decrease Large decrease if 1~1> 1 
Small decrease if 1~1<1 
-ve +ve Small increase Large decrease if l~I> 1 
Small .decrease if 1~1<1 
-ve -ve Small decrease Large increase if l~l> 1 
Small increase if l~l<l 
- 21 -
3. Convergence of Homa's algorithm is very erratic - if it converges. There are 
conditions of input signal characteristics, sample rates, number of taps, 
convergence factor µ, simulation time-step, initial weight values etc that the other 
LMS algorithms converged but the Horna's algorithm does not. This may be 
partially due to the direction of weight value updating is not the negative of the 






3. CHAPTER 3: CIRCUIT DESIGN 
A simplified functional block diagram showing a hardware (VLSI integrated circuit) 
implementation of the Horna's algorithm is shown below. 
D GR OUP:1WMS.1 
X 
-- Analog Shift Register 
--
-. Accumulating , ,+ 
--
-Multiplying y E 






SHIFT Shift -FIFO 
--Wm(k) 
Polarity , , ,, .... Memory ~ -._ 
Adder NEG Dither 





Fig. 3.1 Simplified Block Diagram 
The analog shift register synchronously stores in a new sample and shifts all stored 
samples by one register positon. (In this implementation, the samples actually are NOT 
C 
shifted so as to preserve signal integrity and signal to noise ratio. See Section 3.6 ). 
Tap coefficients of the adaptive filter.are stored as 16bit digital word in a 32 words FIFO 
memory. For every new sample, each tap coefficient is read out from the FIFO memory 
and multipled with the corresponding delayed input sample in the multiplying DIA 
converter and accumulated to give the convolution sum Ym· 
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L 
Ym = ~ Wm(k)x(m-k) 
k:O 
(3.1) 
The convolution sum Ym is compared with the desired signal dm to produce the error 
signal Em, by a diff erencer circuit, 
Em =dm -ym 
A Sign-Absolute-Phi (SAP) circuit uses the error signal to produce two outputs: sgn(e) is 
the signum of the error, and q>(e) is a two valued {0,1} function representing whether the 
current error signal is above or below its own r.m.s. value. (See SAP circuit in Section 
3.3 for more details.) 
Similary, a SAP circuit is used to produce the sign(.) and <f>(.) values for the Xm input 
signals. However, while the sign(.) and <f>(.) of the- error is produced for every new 
sample, the sign(.) and <t>(.) of the Xm input signal is produced L+ 1 (L=length of filter 
taps) times within a sample period m. 
The dither logic control module uses the sign and <p of the error and Xm signals to 
produce two signals: SHIFf, NEG. Where; 
SHIFf is 1 if both <t>(Em) and <t>(Xm) are active, 
else O ( =No shifting). 
NEG is sgn(Em) multiply by sgn( Xm ). 
NEG=l means dis negative. 
Using the above two signals and the tap coefficients from the FIFO memory, the SP A 
circuit (Shift-Polarity-Adder) performs the operation, 
- 24-
Wm+l (k) = Wm(k)(l + L\) 
L\ = 2-N sgn(£m)<l>(Em)sgn(Xm)<1>(Xm) 
(3.2) 
(3.3) 
The updated tap coefficients Wm+l are written into the FIFO memory. And on the next 
new input sample, the whole cycle repeats. 
With stationary or quasi-stationary input signal Xm statistics, the error will be driven to 
its optimum value and the adaptive filter tap coefficients will converge to a set of steady 
0 
state values to produce the convolution ,gum Ym which is at its maximum correlation to 
cancel the desired signal dm. 
3 .1 Design of Each Functional Block 
3 .1.1 Library Subciruits The AT &T's 1.5u CMOS digital and analog subcircuit libraries 
are utilized for this design. Below is the list of subcircuits used and their brief 
description. 
SUB CIRCUIT DESCRIPTION 
BAIH Pad and analog input buff er 
BANDGAP Voltage and current reference 
BAOH Pad and analog output buffer 
BDIMNTU Pad and digital input buffer 
FIFO 16bits*32words static memory 
.LI34Al High speed comparator 
OA30Bl Operational amplifier 
OA42Al Operational amplifier 
PAD Bonding pad 
PORS Power on reset circuit 
3 .1.2 Custom Designed Subcircuits Below is the list of subcircuits custom designed by 
the author for this chip and their brief description. A selected set of subcircuits: ASR, 
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ASRC, MDAC, RMS, SAP and SPA are described in the next section. 
SUB CIRCUIT DESCRIPTION 
ASR 33 taps analog shift register 
ASRC Analog shift register timing control 
BIAS . Voltages and currents bias generator 
BUF High density buffer for ASR circuit 
DIFF Differential differencer (Em = dm-Ym) 
DITHER Dither function generator 
MDAC Multiplying digital to analog converter 
OR33 . Custom design 33 inputs OR gate 
PHOl Two phase non-overlapping clock generator 
RMS Pseudo root-mean-square generator 
SAP Sign-Absolute-Phi function generator 
SBUF Sign bit and buffer driver 
SPA Shift-Polarity-Add circuit 
TGEN Master timing generator 
TWOSM Two's complement to Sign-Magnitude converter 
VTHS Vmin,Vmax threshold levels generator 
3.2 Pseudo R.M.S. Generator (RMS) 
To determine the <t>(.) function for each sample of the error signal Em or the input signal 
Xm, the r.m.s. (root-mean-square) values for these signals are required. Below is the 












Fig. 3.2 Pseudo R.M.S. Generator GROUP:TRMS.l 
Vabs is the absolute value of the signal generated within the Sign-Absolute-Phi (SAP) 
. circuit (See Section 3.3). Assume initially that voltages on both capacitors C1 and C2 are 
zero (See also simulation results in Appendix Band C), R1 C1 low-pass filters the signal 
Vabs and stores a smooth out version of Vabs onto C1. Voltage on C2 (=Vrms) will 
fallow V c 1 as long as V c 1 is 0. 7V higher than V c 1. Time constant of V c2 is C2 * ( output 
resistance of op. amp. + resistance of diode). This time constant is much less then 
product of R1 C1 or R2C2, hence Vc2 tracks Vcl. 
When Vc2 is less than Vc2 + 0.7V, the diode blocks Vc2 from discharging backward to 
the op. amp. ( or towards V c 1 ). V c2 then decays at a time constant of R2 C2 . Depending 
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on the properties of the Vabs signal, the charging ( R1 C1 ) and discharging ( R2C2 ) time 
constants can be adjusted to generate the Vims voltage. 
3 .3 The Phi(.) Function Generator (SAP) 
The <f>(.) function is generated by the circuit called SAP (Sign-Absolute-Phi), a simplified 
functional diagram is shown below . 
Vabs 




Fig. 3.3 PHI(.) Function Generation GROUP:TSAP. l 
Vmin and Vmax are the noise level threshold and overload level respectively. This circuit 
generates the q>(.) function as represented in (2.31), (2.32) for the input signal Vin· It is 
re-written in a form that closely resembles the hardware implementation. 
q>{Vin) = 1, when ABS(Vm) > RMS(Vm) 
AND V min < ABS(V in) 
AND ABS(V in) < V max 
q>(V in) = 0, otherwise. 
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3.4 Multipling DIA Converter (MDAC) 
A four quadrant 11 bits (sign + 10 bits) switched-capacitor multipliying and 
accumulating digital to analog converter has been designed for perf 01 rning the 
convolution summation operation of the input samples with the digitally stored 
coefficients. The complete schematic of the MDAC is shown in Appendix A. To 
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Fig. 3.4 Multiplying D/A Converter GROUP:TMDAC.l 
<t>o and <1>1 are phase O and phase 1 of the two phase switched-capacitor clocks that occurs 
after the digital tap coefficients are set by the digital bits Bo, B 1, B2, B3. Each delayed 
input sample x(m-k) is multiplied by the corresponding tap coefficient, Wm (k) and the 
result is accumulated on the Cf capacitor of the integrating circuit. After the convolution 
sum is read at the end of each input sample period, the Cf capacitor is cleared. 
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) 
The purpose of the bridge capacitor Cb is to reduce the size of the capacitors required 
after the C1 capacitor. If bridge capacitor is NOT used, capacitors Co,C1 ,C2 ,C3 would 
be ratio as IC, 2C, 4C and 8C. This would make the MSB capacitor excessively large. 
This large capacitor ratio spread would also deterioate the matching accuracy. 
Assuming Bo= B1 = B3 = O,B2 = 1 as shown in the example. Equivalent capacitance 
due to Co,C1 and Cb is Co1b = Cb//(Co+C1). Let voltage of Xm(k) be Yref·. Then charge 
on capacitor C2 is C2 *Vref. This charge is redistributed among the capacitors Coib, C2 
and C3 to give an equilibrium voltage Vx i.e. 
C2 
V -V *------
x - ref C2 + C3 + Co1b 





- ref lS 
4 
V * 4 
= ref IS 
The digitally coded word B3 = O,B2 = 1,B1 = O,Bo = 0 is 4. Hence, the circuit correctly 
multiples the digitally coded word with the input signal to give the Vx voltage which then 
accumulated on the integrating circuit. 
Since for each new input .sample, the MDAC has to multiply and accumulate all the 
delayed input samples with each of the tap coefficients, a very high speed operational 
amplifier is required. The operational speed of the adaptive processor system is largely 
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dependent on how fast such operational amplifier can be designed. As such, an extra 
effort is spent on Section.4 to examine the theory and design of a high speed operational 
amplifier. 
3 .5 Shift-Polarity-Add Circuit (SPA) 
The Shift-Polarity-Add circuit is a fully digital logic implementation. This block 
essentially implements the Roma's tap coefficient updating algorithm below: 
Wm+l (k) = Wm(k)(l + Ll) 
~ = z-N sgn(Em)<P(Em)sgn(Xm)<t>(Xm) 









Fig. 3.5 GROUP:TSPA. l 
(3.4) 
(3.5) 
W[0:15] is a 16-bit word representing the tap coefficient wm(k) {k=0,1, ... L}. This 16-bit 
word is read from the FIF'O memory for each tap coefficient within one input sample 
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period. 
NW[0:15] is the updated 16-bit tap coefficient Wm+l (k) {k=0,1, .... L} after the shift-
polarity-add operation as specified in (3.4). 
SHIFf is a signal generated from the DITHER circuit; SHIFI' is 1 (Shift-enabled) when 
q>( error) and q>(Xm) are both 1. 
SUBTRACT comes from the DITI-IER circuit as the result of two-valued multiplication 
of sign(error) with sign( Xm ). (SUBTRACT=NEG of~). 
N2, Nl, NO specify the number of right shift bit positions ( 2-N ) to operate on W[0:15] 
before it is added back to itself. These three signals are controlled by external pins 
SHFl2, SHFI'l, SHFI'O. For example, when SHFf2=SHFI'l=SHFI'0=1, then N=7 and 
W[O: 15] will be shifted towards its LSB bits by 7 positions, and MSB is filled with its 
sign bit. 
A special is coded the SHFI' that when 
. into condition bits, such 
SHFf2=SHFl'l=SHFI'O=O, there is NO shifting and NO adding of the W[O: 15] 
coefficient back to itself (with zero shifting). W[O: 15] is directly transferred to 
NW[O: 15], this special mode allows user externally freeze the adaptation for observation 
or evaluation. 
This SP A block is designed by first modelling its function with a high level language 
behavioral model. The behavioral model is then simulated to verify its correct 
functionality (More details and simulation results in Appendix B and C). After 
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simulation and functionality are verified, the behaviroal level model is processed through 
a hardware logic gate synthesizer and optimizer (The logic optimizer portion, is a 
Berkerly University copyright software called LOGOPT). The final result is a 
connectivity listing of 188 digital gates implementation of the behavioral function. 
3.5.1 Behavioral Level Shift-Polarity-Add Model 
Refer to Fig.3.5 for inputs and outputs signal names, and Section 3.5 for functions these 
signals perfo11n. Below is the essence of the behavioral level functional description that 
has been coded by the AT&T high-level language for the behavioral level model. 
SHIFT-POLARITY-ADD BEHAVIORAL MODEL (SPA) 
Begin { 
On rising edge of synchronous CLOCK 
do { 
Transfer 16bit wordfrom input register W[0:15] to output 
register NW[0:15]; 
Do a binary decoding of the convergence shift input pins 
settings NO,Nl ,N2 and store number of shift postions 
value into a variable SHFTN ; 
if SHIFT is 1 and SHFTN is greater than 0 
do { 
shift right the output register NW[0:15 J towards the 
LSB by SHFTN positions ; 
If NEG is 1 
do { 
} ; 
Perform 2' s complement of the output register 
NW[0:15); 
COMMENT: NW[0:15 J could be positive or negative 
( negative=2 's complement number already) originally -
still give correct results. 
COMMENT: Need to perform errornous adding, subtraction 




Save sign-bit of NW[0:15} word into variable SIGN _OA; 
Save sign-bit of W[0:15] word into variable SIGN_IA; 
Perform bit by bit binary addition of the two 16bit 
registers W[0:15 J with NW[0:15 J and store results 
in output register NW[0:15}; 
Save sign-bit of new word NW[0:15 J into variable SIGN _NA ; 
if SIGN_ OA equal to SIGN _IA 
do { 
} ; 
if SIGN _NA not equal to SIGN_ OA 
do { 
} ; 
COMMENT: Error condition ! 
Need to clamp to+/- maximum value. 
if SIGN IA is 0 
-
do { 
Set BitO to Bit14 of NW[0:14] to all I's; 
i.e. positive max. value. 
} else { 
Set BitO to Bit 14 of NW[0:14] to all O's; 
i.e. negative max. value. 
} ; 
Update synchronous CLOCK state register ; 
COMMENT: From previous CLOCK state and present CLOCK value, 
then rising or falling edge of the CLOCK can be determine. 
} ; 
} End of SPA Behavioral Model 
3.6 Analog Shift Register Circuit (ASR,ASRC) 
The design of this analog shift register have two distinguishing feastures: (i) A fully 
parallel convolution summation and updating that are occurring simultaneously. (ii) The 
analog samples stay on the same capacitor and never actually transferred or shifted 




3.6.1 Concurrent Convolution Summation and Updating 
First the concurrent convolution summation and tap coefficient updating adaptive scheme 
is explained with a simplified three tap coefficient system below. (See circuit ASR, and 




















Let f(e) and f(x) be functions of the error signal Em and delayed input samples x(m-k), 
{ k=O, 1, ... L}. The tap coefficient updating algorithm can be generically written as; 
Wm+l (k) = Wm(k) AND f(e) AND f(x) (2.6) 
The concurrent convolution summation and updating scheme are numbered here for 
clarity. 
1. Just prior to new sample Xm shifted in, the first tap coefficient is updated to Wm (0) 
using the error signal Em-l and Xm-1 using (3.6). 
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2. After the new sample is shifted in, first convolution is performed to give a partial 
output value Ym(O) = wm(O)*xm. This value is stored and to be accumulated. 
While this first convolution is being perfo1111ed, simultaneously, the second tap 
coefficient is updated to wm(l) using Em-I and Xm-2· 
3. Since wm(l) is available from (2), second convolution and summation can be 
perfo11ned to give, 
Ym(l) = Wm(O)xm + Wm(l)Xm-1 
While this second convolution summation is performed, simultaneously, the third 
tap coefficient is updated to wm(2) using Em-1 and Xm-3 (!). 
4. Finally, third convolution is performed to give, 
Ym(2) = Ym = Wm(O)Xm + Wm(l)Xm-1 + Wm(2)Xm-2 
and the error signal due to the delay input sample set Xm = Xm Xm-l Xm-2 is 
produced, 
Em =dm -ym 
The sequence is then repeated at step (1) before next sample Xm+l is shifted in and 
now error signal Em-1 is substituted by Em, Xm-1 by Xm, and wm(O) by Wm+l (0). 
3 .62 Dual Outputs Non-Shifting Register 
The convolution summation and update algorithm above requires delayed input samples 
x(m-k) and x(m-k+2) at each tap index (k) interval. A simplified circuit is shown below 
to illustrate the design. In addition to providing the two delayed input samples, it also has 
the feature of storing each sample onto one and only once of the cyclically assigned 




Fig. 3.7 An alog Shift Register 
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Note: Switch SW is closed every sample period (m). Switches Wi and Ri are clos
ed at 
every tap index period (k). 
Initially, when the new input sample is "shifted" into the register, t
his sample is written 
onto the capacitor C0 . At the same instant, Ro is closed at tap position Bo to provide 
unity gain feedback to the write op. amp. xa. Xm is available a
t this \vrite instant. 
However, Ro also closes the switch at tap position B2 which provides output x(m-2) at 
the same instant. Hence BOTH Xm and Xm-2 are outputed on their respective bus
 lines. 
The read cycle then proceed to R1,R2 ,R3,Ro. Then the next new input sa
mple is written 
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onto capacitor C1. And read cycle starts from R2,R3,Ro,R1. The circuit thus operates 
cyclically writting samples onto only one capacitor and the shifting operation is actually 
carried out by the circularly read operations. Detail timing diagram is shown in Appendix 
C . 
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4. CHAPTER 4: HIGH SPEED OPERATIONALAMPUFIER 
The performance of an operational amplifier is characterized by a wide variety of 
parameters and measurements. For example: off set, output swing, noise, CMRR, PSRR 
etc. The parameters that are most critical in high speed signal processing operations are 
fast settling time and high gain. These parameters are examined in detail over the next 
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Analog signal processing systems that are based on switched-capacitor design generally 
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uses two phase clock scheme. Assuming a numerical example of !Obits and 
20Msamples/sec be the system specifications, then the operational amplifier must settle 
in one clock phase ( <Po or q,1 ), i.e. 
1* 1 -25 2 20Mhz - ns 
If the system accuracy is !Obits, then within the settling time of 25ns, the error from the 
final value must be less than f LSB, i.e. · 
_!_ * 1 - } :::: Q 05 GI 
2 zlO - 2048 . -io 
4.2 Relationship of Settling Time and Unity Gain Frequency 
The frequency response of a compensated unity gain stable operational amplifier can be 
approximated by a one pole transfer function, 
A(s)=-Ao-
1 + s 
P1 
When performing settling time and high speed transient measurements, the operational 
amplifier is connected in unity gain configuration. Therefore, the closed-loop frequency 
• 
response 1s, 
H(s) = Vo(s) = A(s) 
Vi(s) I + A(s) 
1 
=----








Where Wu = AoPt is the unity gain frequency. 
Laplace transform of a unit step is Vi(s) = !.. Hencefesponse to a unit step, 
s 
Ao 
Vo(s) = H(s)*Vi(s) = 




s S +Wu 
Talcing inverse Laplace transf 01 rn, 
Vo(t) = Ao[l - e-Wut] 
The final value of Vo (t) is 1, and the exponential ter111 e -wut represent the error from the 
final value. Using the same numerical example as in earlier Section 4.1, 
1 1 -wt 
error=-* =e u 2 zlO 
_ ln(2048) _ 7 6 . 
Wut- ln(e) - .. 
Wu 
For t=25ns, f u = ::: 50Mhz. 21t 
4.3 Relationship of Slew Rate, Wu and Full-Power Bandwidth 
Slew rate Sr is defined as the rate of output voltage change versus time.i.e. 
dVout ~V Sr = -- ::::: -dt ~t . 
Assume the operational amplifier has a differential voltage swing of 2.0V +/- 1 V. Since 
settling time is 25ns, at most one-half of the settling time is allowed for slewing (settling 
time = slewing time + linear settling time), i.e. slew time :::: I Ons. 
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Sr= lV = lOOV/us. 
lOns 
During slewing, the total current for the input differential pairs is used to charge up the 





Assuming a large input sinusoidal signal, Vo (t) = Eo sin(wt). Differenting with respect 
to time and setting the resulting cos(wt) to its maximum value of 1, gives Sr = Eowp, 
where wP is the frequency at maximum rate of change. This frequency is called the 
full-power bandwidth. 
w = lxf = slew rate 
P P peak output swing · 
4 .4 Relationship of Gain and Accuracy 
High accuracy requires high gain operational amplifier. Diagram below show an 
















For a 10bit system, the gain error must be less that t LSB, and that translate to an open 
loop gain of > 72 dB, 
Cs+ Cp + Ci 1 
-----<---




4.5 Frequency Compensation For Fast Settling Time 
Operational amplifiers generally have more than two poles and must be carefully 
frequency compensated to ensure stability of operation especially at the worse case of 
unity gain configuration. Four cliff erent ways of frequency compensation techniques are 
discussed here: 
I. Addition of large input capacitance (:: 0.3uF) to create a low frequency dominant 
pole . 
2. Addition of a small capacitance ( < 50pF) between two stages and use Miller 
multiplication to effectively obtain a large input capacitance. The second pole will 
also be moved to a much higer frequency by the pole splitting pheonomenon. 
3. Use pole zero cancellation technique to cancel the first dominant pole leaving the 
second pole as the low frequency pole in the frequency response. 
4. Insert a real left half plane (LHP) zero to compensate for fast settling time and 
guarantee stability. 
Method (1) maintained stability by creating a low frequency dominant pole with 
excessively large capacitor. This method is impractical in integrated circuit 
implementation. 
Method (2) is the most widely used technique to obtain stable unity gain ( or fixed gain ) 





Method (3) will result in a apparently broadband frequency response curve, and this 
method is examined in detail with respect to high speed settling operation. 
In general, fast settling time amplifiers are synonymous with wide bandwidth amplifiers. 
But the converse is not always true ! Fig. 4.3 shows the frequency response of two 












Fig. 4.3 Frequency Response of Two Broadband Amplifiers 
1'1 
GROUP: TBRBD.l 
In an unity gain feedback configuration, their respective output response to an unit step 
• input are: 
. 
-W l -Wdl Amplifier B: V 0u1(t) = 1 - e u - e 










-p3 Real -zl 
Real 
(c) (d) 
Fig. 4.4 Root Loci of Four Feedback Amplifiers 
P1 +p2 
In Fig.4.4a, the poles moves to a location half-way between each other (s = - 2 ) 
and breaks into a coupled pair under mcxlerate amount of loop gain. The behavior of the 
step response is determine solely by crp and wP. With a step excitation, the time constant 
of the exponential rise is inversely proportional to crP and the ringing frequency is given 
w 
by wP. The ratio I P I = Q of the poles dictates the extent of overshooting and ringing. 
Op 
For a well-behaved settling response, Q should be less than one. 
Fig.4.4d show the real LHP zero insertion technique for design of a fast settling feedback 
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amplifier [77Gray,83Kaneshiro]. The zero z1 at the left side of poles P2 and p1 will force 
the complex pole pair to talce a circular trajectory which is centered at -z1• If Q=l, the 
optimum location of z1 can be found geometrically, 
1 
Z1 ( Opt) = -p2 (1 + "-J2 ). 
Thus, the insertion of a real LHP zero at z1 (opt) speeds up the transient response and 
also gua.rantees a well behaved response. 
4.6 Real LHP Zero Insertion 
The real LHP zero can be inserted in the two following ways as shown in Fig.4.5 
VIN VOUT Ao(S) 1 + S/Z 
Fo 




1 + S/Z Fo 
ZERO IN FEEDBACK PATH 
Fig. 4.5 Left-Half Plane Zero Insertion GROUP: TUIPZ. l 
In both cases, the loop gain expressions are identical and are given by, 
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s 
ALoop = -Ao(s)fo 1 + 
Zt 
However, the close loop transfer functions are different. The zero is present in the closed 
loop transfer function of the feedforward configuration but not in the feedbackward 
configuration. The zero in the latter case is called a phantom zero. 
In practice, real LHP zero insertion also produces additonal stray poles. Care should be 
taken to ensure those stray poles be pushed far enough from the desired LHP zero z1 , or 
else these poles can prevent the complex pole pair from travelling in a circular path. 
4.7 High Speed Operational Amplifier Structure 
For high speed operation, the number of poles or stages of the amplifier must be keep to a 
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Two-Stage Amplifier Single-Stage Amplifier 
Fig. 4.6 
GROUP: TlOP. l 
The most important parameters relating to high speed operation have been derived and 
listed below. 
Parameter Single-Stage Two-Stage 
Low freq. gain, Ao - gml gm2ro2ro1 -gml gm2ro2ro1 
Dominant pole, Pt 
1 
gm2ro2ro1 CL fol gm2ro2 CL 










dominant pole and gain-bandwidth product. 
p 
The main difference between the single stage and the two stage amplifier is the single 
stage amplifier have a much higher non-dominant pole (since Cp<Cc,CL ). This allows 
rooms for the dominant pole to be moved to a higher frequency, and provides wider 
phase margin and high settling speed. Other advantages are since the non-dominant pole 
is totally independent of any paramete~ external to the amplifer, its closed loop 
perfo11nance is very predictable and controllable. Large value of CL in the two stage 
operational amplifier will move the second pole to a lower frequency and reduces the 
phase margin, and may cause instability. But for the single stage amplifier, this moves 
the dominant pole to a lower frequency and increases the phase margin and is more stable 
instead. 
4.8 Differential Folded Cascode Amplifier 
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GROUP: OPO. l 
... 
Output impedance at the V out+ and V out- te1minals are: 
1 R!=-------(~1+&15) ~11 
----+---
gm7fd7 gm9Td9 
1 R~=-------------(&12+&16) gdl2 
----+---
gm1ord10 
R6 = R~ = Ro, the differential gain of the stage is then equal to 2gmRo· 
1 





Capacitance at node 1 is, 
Cp = Cgs7 + Csb7 + C&11 + Cdbl + Cgd5 + Cdb5 
= Cgs1 
Thus, the second pole is P2 = Ro: c; 
=--
Cgs7 
According to analysis given in Section 4.6, a real left-half plane zero inserted will force 
the two poles to become complex and move in a circular path around the inserted zero 
instead of moving parallel or towards the jw axis. The inseted zero thus keep Q and 
possible oscillatory behavior under control. 
A(s) can be derived using the differential mode half-circuit concept, the new forward 
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transfer function A(s) is, 
A(s)= Vo(s) = -gm_1_(_gm_1_+_s_C_p_) ___ _ 
vi(s) [(gm7 +Gs)+ s(Cp + Cp)][GL + s(Cp + CL)] 
This operational amplifier has been designed in 0.9u CMOS technology and attained the 
following performance with load capacitance of lpF at each differential outputs: (See 
simulation results in Appendix Band C ). 
Parameters Performance 
DC Gain, Ao 72dB 
Unity Frequency, Wu 320Mhz 
Phase Margin 50 deg. 
Settling Time (1 % ) 20ns 
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5. CONCLUSION 
Theortical studies were done on several adaptive algorithms from which three behavioral 
simulation programs were written to evaluate their detail adaptation characteristics. A 
complete chip design for implementation of the Svoboda/Roma's multiplicative adaptive 
algorithm was done in 1.5u CMOS mixed analog-digital VLSI integrated circuit 
technology. The chip consists of more than 10 unique library subcircuits and 16 custom 
analog and digital subcircuits designed by the author. Finally, the limiting element in 
high-speed signal processing, the operation amplifier was examined in detail, fallowed by 
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7. APPENDIX A: SCHEMATICS 
Below is the list of schematics in this appendix, the text in parenthesis after each title is 
the schematic name. This provide an easy reference using the Tree Diagram chart. 
1. Adaptive Processor Chip Schematics Tree Diagram (TREE.I) 
2. Adaptive Processor Chip Pinout (ADPC.1) 
3. Adaptive Processor Main Functional Blocks (ADPC.2) 
4. Analog and Digital Support Functions (ADPC.3) 
5. One Analog Shift Register Subcircuit (ASRI.1) 
6. Analog Shift Registers (A~R.1) 
7. Analog Shift Registers (ASR.2) 
8. Analog Shift Registers Timing Control (ASRC.1) 
9. Analog Shift Registers Timing Control (ASRC.2) 
10. Reference Voltage and Current Generator (BIAS.I) 
11. Differential Differencer/Summer (DIFF.1) 
12. Dither Function Subcircuit (DITHER.I) 
13. Multiplying DIA Converter (MDAC) 
14. Non-overlapping Clock Generator (PHIOI.1) 
15. Pseudo R.M.S. Generator (RMS.1) 
16. Sign-Absolute-Phi Subcircuit (SAP.I) 
17. Sign Converter and Buffer Driver (SBUF.1) 
18. Master Timing Generator (TGEN.1) 
19. Noise and Overload Threshold Voltages Generator (VTHS.l) 
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8. APPENDIX B: DESCRIPTION OF RESULTS 
The desciption of results are arranged in alphabetical order for easy reference. The 
. numbering in this section tracks exactly the numbering of results in APPENDIX C: 
LISTINGS AND SIMULATION RESULTS, which are also arranged in alphabetical 
order. 
8.1 Algorithms 
Attachments C.1.1, C.1.2 and C.1.3 show a two-tap adaptive system adapting to a d.c. 
desired signal (dm=3V) for algorithms ( 1) LMS with linear multiplication (2) "Clipped" 
LMS (3) Roma's algorithm. Convergence speed of linear LMS and Horna's are 
comparable and faster than Clipped LMS. Clipped LMS has much larger residual error 
under the same set of convergence factor and conditions. Attachment C.1.4, C.1.5 and 
C.1.6 show the 32-delay taps adaptive processor system with the above 3 algorithms 
respective! y. 
8.2 Analog Shigt Register (ASRJ 
Attachment C.2 show the analog shift register operating at a sample rate of 1 us and the 
bus lines VW and VK (=xm) settled within 0.5us after sample change. The op. amp. xa 
drives the output bus line VK (=xm) to follow input signal VS because xa is connected 
in unity gain non-inverting configuration. Bus line VW is shifted upwards by approx. 
VGS volts due to the high density buffer BUF which is essentially is a source-follower 
connected MOS transistor. 
8.3 Analog Shift Register Control (ASRC) 
Attachment C.3 show the timing control signals for the analog shift register block 
generated by this ASRC digital circuitry. This circuit uses the M2CLK to generated 33 
read lines RO-R32, 33 write lines WO-W32, and a sample enable signal SW. 
8.4 Differential Summer (DIFF) 
Attachment C.4.1 and C.4.2 show simulation results of the summer circuit. VINl (ym) 
goes from 2V to 3V while VIN2 (dm) goes from 1.9V to 2.6V both at 2us. Hence the 
error voltage VIN21 =em= dm - ym is -0.1 V to -0.4V and changes at 2us as indicated by 
the differential switched-capacitor output voltage VOC. 
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~.5 Multiplying DIA Converter (MDAC) 
Attachments C.5.1 shows the MDAC simulation. In this simulation run, the input voltage 
VIN goes from 1 V to 3V at lOus, while the Bit9 and Bit2 switches from B9=B2=1 to 
B9=B2=0 at Sus rate. This produces 4 combinations of multiplications (other bits are 
kept at constant values). In interval.Sus to lOus, the bits code value is 507 and hence the 
multiplication factor is 507 = 0.495. Note that all input and output voltages are 1024 · · 
referenced to VCOM=2.5V. Therefore input is 2.5V - 1 V = 1.5V and output is 2.5V -
(0.495 * 1.5V) = 1.7575V as shown by the signal VOUT during the Sus to lOus interval. 
8.6 Non-Overlapping Clock Generator (PH/01) 
Attachment C.6 shows the 2 non-overlapping clock signals PHIO and PHI1. The edges of 
PHIO and PHil differs by approx. 5 inverter delays. 
8.7 Pseudo R.M.S. Generator (RMS) 
Attachment C.7 show the simulation of the Pseudo RMS generator circuit when the input 
is an absoluted value of a sine wave. Since both capacitors Cl (VI) and C2 (VRMS) 
starts from OV, VRMS voltage is driven by the unity gain buffer after the diode is turned 
on: VRMS = 0 for Vl < 0.7V; VRMS = VI - 0.7V after 2us. 
8.8 Sign-Absolute-Phi (SAP) 
Attachment C.8 shows the simulatation result of the Sign-Absolute-Phi circuit. A 
complex input siganl VIN is sent from O to 2.5us to check out all possible switching 
threshold levels of this circuit. Note that input and output signals are reference to 
VCOM=2.5V. The Phi-threshold is constant at 2.8V. The input signal is a table of 
time(nanosec),value(volts) pairs, and they are: (0,0),(200,0),(300,2.4),(600,2.4),(700,3.0), 
( 1000,3.0),(1100,2.7),(1400,2.7),( 1500,2.3),( 1800,2.3), 
( 1900,2.1),(2200,2.1),(2300,2.5),(2500,2.5). The output signal VPHI has been verified to 
be correct for all these different input signal level conditons. 
8 .9 Shift-Polarity-Add (SPA) 
Section 3.5.1 show the concept of the behavioral model for performing the shift-
polarity-add function. Attachment C.9.1 is the actual message output when this 
behavioral model is compiled and synthesized by the AT&T BESTMAP synthesizer. 
With direct implementation using the behavioral operators, the circuit would take 1556 
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gates. The synthesizer undergone several stages/interations of optimizations and the final 
result is a 188 gates circuit ! The connectivity listing of this circuit design is shown in 
Attachment C.9.2. 
Simulation results of this circuit are shown in Attachment C. 9 .3 to C.9. 7, the value of the 
convergence factor set by N2,Nl,NO is 4 i.e. 2-4. The simulation verified all 
combinations of SHIFI' and NEG controls with many input 16bit weight values (IW in 
hexadecimal format) and the shift-polarity-added result is SW in hexadecimal format. 
The hexadecimal values of the shift-polarity-added results have been verified to be 
correct. 
8.10 Master Timing Generator (TGEN) 
Attachment C.10 shows the simulation result of the digital master timing generator 
circuit. TGEN uses the master external input clock MCLK to divide down to give 
M2CLK and M4CLK. Signals RD, WR, and ADRO-ADR4 are for the 32 word FIFO 
memory addressing, reading and writing at the proper synchronous times. PHISP A is the 
clock signal for the Shift-Polarity-Add (SPA) circuit, and PHITSM clocks the Two's 
Complement to Sign-Magnitude Converter circuit (TSM). PHIO, PHII are the two phase 
non-overlapping clocks for all switched-capacitor analog subcircuits. 
8.11 Two's Complement to Sign-Magnitude Converter (TSM) 
Attachment C.11 show the simulation results of the digital TSM circuit. IW is the 16bit 
input signal in hexadecimal format representing a two's complement value. OW is the 
converted 16bit sign-magnitued value in hexadecimal format. The results has been 
verified to be correct (Not that other simulation results are NOT verified to be correct!). 
8.12 Zero Crossing Detector (ZCD) 
Attachment C.12 show the simulation result of a switched-capacitor zero crossing 
detector. This circuit compares the input signal VIN with the reference voltage 
VCOM=2.5V and output the result VOUT when VPO=l. This switched capacitor circuit 
performs auto-offset cancellation using an input capacitor to store the off set voltage at 
VPO=O and then the stored off set voltage cancelled the present offset voltgae during 
clock phase VP= 1. 
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8.13 High Speed Operational Amplifier (OPO) 
Attachment C.13 through C.15 show the simulation results of the high speed operational 
amplifier. The load capacitances are 1 pF at each differential output ter1ninals. The graphs 
are open-loop frequency response, phase response and settling behavior from with the 
DC open-loop gain, unity gain frequency, phase margin, and settling time are obtained 
and tabulated in Section 4.8 . 
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WT • • • • • • • • • • • 
MSE • • •• • • • • • • • 
CREATION DATE 
. 00 V VBG • 
: 14-Feb-90 23:49:51 UPDATE DATE: 14-Feb-90 23:50:24 
. 00 V TEMP • • 00 C UNIT TIME PERIOD • l ._00 NS VECTOR PERIOD = 
ADTIHE • 1 10 
\ 
1 . 
0 . 1000 2000 3000 4000 5000 6
000 7000 
I ' I I ' I ' I ' ' I ' I I I I I I I I I I I I ' I I ' I ' I I I I I I I I I I I I I I I I I I I I I I I I I I I ~ I I I I I I I ' I I ·I I I I I I I I I 
I I I 
I I I I I ,. I I I I I I I I I I I I I I I ' I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I • I I I I I I I I I I I I ~ I I I 
' I I I I I I I I I I 
.,. 
,.·_, . 
--------- --·--------·-· .. 
... . . . -·-·--··"""- -
\ 
CIRCUIT NAME : T. 
VDD a 5. 00 V VGG -
INPUT FILE NAME ~t 
T 
CREATION DATE : · 14-Feb-90 23:36:47 UPDATE DATE : 14-Feb-90 23:37:11 
. 00 V VBG • • 00 V TEMP • • 00 C UNIT TIME PERIOD • 1. 00 NS VEC·TOR PERIOD • 
ADTIME • 1 10 
0 .. 1000 2000 3000 4000 5000 . 6000 . 7000 I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I ., I I I I I. I I I I I I I I I I I I I I I 
1 . 
I) ·: ·_. '. -J 
·' !·' .. ·_.,·1~ 
' . 
I. r · -- ( ' (' .4 • I 
XO • • • • • • • • • • • 
D . . . . . ~ . . . . . . 
y 
. . . . ~ . . . . . . . 
-, " r, _ , " _ A • o f 
, t . • r · / -'\ - U f ' 0 
• • • • • • • • • • 
WT .. ·•· ......... . 







CIRCUIT NAME: T 
VDD - 5.00 V VGG = 
INPUT FILE NAME :t 
T 
f., ' 1· ' . 
' / -- -~·. / 
J ' ,,. I --=-- , • ,· 
XO • • • • • • • • • • • • 
D • • • • • • • • • • • • 
y 
• • • • • • • • • • • • 
ERR • • • • • • • • • • 
CREATION DATE 
.00 V VBG • 
\ 
J 
: 14-Feb-90 23:19:07 UPDATE DATE: 14-Feb-90 
.00 V TEMP• .00 C UNIT TIME PERIOD = 





VECTOR PERIOD =- 1 . 
lo. 1000 
2000 Jooo . 4000 sooo 6000 . 1000 
I I , . I I I I I I I I I I I I I I I ' I I I I I I I I I I I I I I I I I '· I I I I I I I I I I I I I I . I I I I I I I I I I I I I I I I I I I 
I I I I I I I I I 
WT .......... ~ .... 








__ ...:. . ·-··· .. 
I 
Au~ICE lN AS OF 032989 RUN ON OL/23/90 AT 01:29:26 S# 24596 




1 . 5 E + 0 0 -+------.-----------1----..----------1----------+----T-----r-r-
---r---t 






CIRCUIT NAME: ASRC 
VDD = 5.00 V VGG = 
INPUT FILE NAME :asrc 
T 
M2 CLK •.•......••.•..•.. 
RO . • . . • . . . . . . . • . . . . . . • • 
R 1 . . . . • . . . . . . . • . • . . • . . . 
R 2 . . . . . . . . . • • . . . . . . . . . . 
R 3 • . . . • • . . • . . • . • • . • • . • • 







. . . . . . . . . . . . . . . . . . 
. . 
. . . . . . . . . . . . . . 
. . . . . . 
. . . . . . . . . . . . . . . . 
. . . . 
Q O • . . . • . . . . . . . • • • . . . . • . 
Q 1 . . . . . . . . . . . . . . . . . . . 
Q 2 . . . . . . . . . . . . . . . . . . . . 
Q 3 . . . . . . . . . . . . . . . . . . . . 
Q 3 3 . . . . . . . . . . . . . . . . . . . . 
WO • • • . . . . . • . • • • . . . • . . . • 
W 1 . . . . . . . . . . . . . . . . . . . . . 
W 2 . . . . . . . . . . . . . . . . . . . . . 
W 3 . . . . . . . . . . • . . . • . . . . . . 
s w . . . . . . . . . . . . . . . . . . . . . 
CREATION DATE 




: 4-Feb-90 17:21:05 UPDATE DATE: 4-Feb-90 17:21:42 
.00 V TEMP c 25.00 C UNIT TIME PERIOD - 1.00 NS 








~ n _________ n _____ ~n ______ n ___ _ 




-~_n n n n ____ 0 
-~----n n n n-~~~o 
i __ n n n n __ _ 0 
i __ __...n ______ n ______ n _____ n __ 0 
i _____ n ______ n _____ n _____ n __ 0 
-~~~--n-~~~~--n-~~~~--n ______ L
0 
-~ ____ n ______ n ______ n ______ _ 0 
~ n-~~~~--n-~~~~~n _____ 0 






I I I I 1111111111111111111 111111 I I I I I I I I I I I I I I I I I I 111111111111111
















:)VICE lN AS OF 032989 RUN ON :1/30/90 AT 00: 37: 22 S# 00400 

























JVICE lN AS OF 032989 RUN ON ·1/30/90 AT 00: 37: 22 S# 00400 




















1 vICE lN AS OF 110188 RUN ON /27/90 AT 20:36:27 S# 21792 
.TITLE 10 BITS MDAC 
















































CIRCUIT NAME : TGEN CREATION DATE 
VDD = 5.00 V VGG = .00 V VBG = 
INPUT FILE NAME :tgen 22222222 
0 1
600 
I I I 
T 
MCLK • • • • • • • • • 
M2CLK • • • • • • • • 
, 
: 4-Feb-90 10:35:42 UPDATE DATE: 4-Feb-90 10:36:44 
.00 V TEMP a 25.00 C UNIT TIME PERIOD - 1.00 NS 
ADTIME = 1, 
I I I 1700 I I I I I I I I I 1
800 
I I I I I 
r 
M4CLK ... . . . . . . . . _, ----------~-
l r I 





PHISPA . . . . . . . ~ 
, 
PHIO . . . . . . . . . ----
PHI1 • • • • • • • • • 
' 
ADRO . . . ...... -------------
I I I I I I I I I I I I I I'' I I I I I I 
VECTOR PERIOD - 1 . 




ADVICE lN AS OF 110188 RUN ON 03/30/90 AT 09:23:23 S# 17874 
( 25.0 DEG C) .TITLE PSEUDO R.M.S. GENERATOR 
4.SE+OO 
0 . 























{ 25.0 DEG C) .TITLE SAP: SIGN-ABS-PHI 
/I JI 
JI 











- ~ -:J "" OQ ~ 
I - l . 1 1 















0. 4 i: I I I I I I 










\ ; .J.. I') 
£.. 
,, 













* * * * * * * ..... *' * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* ***** .... ******************************************* * 
* * 
* * 
* * * * 
* * BESTMAP VERSION 1.2.0.0 * * . 














SYSCAD VERSION 2.5.0 
DATE 1/22/90 
Copyright 1989 AT&T 
All Rights Reserved 
TH!S IS UNPUBLISHED PROPRIETARY 
INFORMATION OF AT&T 














* ************************************************** * 
****************************************************** 
bestmap options selected: 
*** forexp *** 
*** forexp is successful*** 
***CCC*** 
coc options selected: 
invoking optimizer 
registering outputs (BESTMAP style) 
handling multiple assignments 
setting bitwidths 
*** cparse *** 
*** cparse successful *** 
*** ifp Global Optimizer *** 
*** ifp successful *** 
*** coc successful *** 
sm *** 
*** srn successful*** 
*** rnb *** 
***** rnbind successful **** 
*** mb successful*** 















*&*&* No verification of the final results will be performed!! *&*&* 
LOGOPT - Multi-Level Logic Synthesis and Optimization Programs 
**INFO: SPA.resyn exists - renamed to SPA.bksyn 
-
-Global Optimization using /syscad/tsyscad/lib/fds/run/logopt/dmapscr.r 
Global Optimization using /syscad/tsyscad/lib/fds/run/logopt/dmapscr.m 
Beginning Technology Mapping ... 
Comparing results from the two optimization methods ... 
* _SPA.mdrnp is smaller ! ! ; 
* . 
I 
* Statistics for circuit SPA in _SPA.mdmp; 
* POLYCELLS 188 ; 
* TRANSISTORS 1468 ; 
* GRIDS 975 ; 
* Statistics for circuit SPA in _SPA.rdmp; 
* POLYCELLS 204 ; 
* TRANSISTORS 1528 ; 
* GRIDS 1038 ; 
**** Final Results after Re-synthesis**** 
Re-synthesized circuit is : _SPA.resyn 
Comparison of SPA.Isl and SPA.resyn: 
- -
* SPA.resyn is smaller ! ! ; 








* Statistics for circuit 
* POLYCELLS 844 ; 
* TRANSISTORS 5472 ; 
























:NPUTS: CK, SHIFT, NEG, NO, Nl, N2, WO, Wl, W2, W3, W4, ws, W6, W7, wa, W9, 
WlO, Wll, W12, W13, Wl4, W15; 
OUTPUTS: NWO, NWl, NW2, NW3, NW4, NWS, NW6, NW7, NW8, NW9, NWlO, NWll, NW12, 
NW13, NW14, NW15; 
INRB: MIS231, 
I NRB : MIS 2 3 0 , 
INRB: MIS22 9, 
INRB: MIS22 8, 
INRB: MIS227, 














I NRB : MIS 211, 
INRB: MIS210, 





I NRB : MIS 2 0 4 , 
INRB: MIS203, 
INRB: MIS202, 
I NRB : MIS 2 0 1 , 
INRB: MIS200, 


















INRB: MIS 181, 
INRB: MIS180, 
INRB: MIS179, 











(MIS55) , (MIS22 6) ; 
(MIS52) , (MIS225) ; 
( T267 0), (MIS223); 
- -(_ T3350) , (MIS222) ; 
(T30 TMV20), (MIS221); 
-( T225 0), (MIS220); 
- -(MIS28), (MIS219); 
(_T214_0), (MIS218); 
( T 2 7 TMV2 0 ) , (MIS 21 7 ) ; 
-( T3087), (MIS216); 
( T 2 6 TMV2 0 ) , (MIS 2 15 ) ; 
-( T3067), (MIS214); 
-( T 2 5 TMV2 0 ) , (MIS 213 ) ; 
-( Tl65 0), (MIS212); 
- -(MIS29), (MIS211); 
( Tl54 0), (MIS210); 
- -( T 2 2 TMV2 0 ) , (MIS 2 0 9 ) ; 
-( Tl29 0), (MIS208); 
- -(MIS30), (MIS207); 
( Tll8 0), (MIS206); 
- -( T 19 TMV2 0 ) , (MIS 2 0 5 ) ; 
-( T106 0), (MIS204); 
- -(Tl8 TMV20), (MIS203); 
-(MIS36), (MIS202); 
( T94 0), (MIS201); 
- -(MIS27), (MIS200); 
( T130 0), (MIS199); 
- -(_T142_0), (MIS198); 
(MIS26), (MIS197); 
( Tl66 0), (MIS196); 
- -(_Tl78_0), (MIS195); 
(MIS25) , (MIS 194) ; 
(_T226_0), (MIS193); 
( T238 0), (MIS192); 
- -(MIS21), (MI5191); 
( T250 0), (MIS190); 
- -(MIS17), (MIS189); 
( TSIGN OAO), (MIS188); 





(T6 TMV20), (MIS182); 











I NRB : MIS 172 , ( W 8 ) , . (MI S 1 7 2 ) ; 
I NRB : MIS 1 7 l , ( W 11 ) , (MIS 1 71 ) ; 
INRB: MI5170, (WlO), (MI5170); 
I NRB : MIS 16 9 , ( AO O O 4 0 ) , (MIS 1 6 9 ) ; 
-INRB: MIS168, (Wl3), (MIS168); 
I NRB : MIS 1 6 7 , ( W 12 ) , (MIS 1 6 7 ) ; 
I NRB : MIS 1 6 6 , ( W 14 ) , (MIS 1 6 6 ) ; 
I NRB : MIS 1 6 5 , ( W 15 ) , (MIS 1 6 5 ) ; 
I NRB : MIS 1 6 4 , ( _ T 4 _ 0 ) , (MIS 1 6 4 ) ; 
I NRB : MIS 1 6 3 , ( SH IF T ) , (MIS 1 6 3 ) ; 
INRB: DNWO, (MI515), (_DNWO); 
OAI3322: MIS24, (WO, _A00040, MIS224, _A00370, MIS179, MIS224, _T4_0, MIS179, 
WlS, MIS70), (MI524); 
ND2: MIS237, (_T118_0, MIS205), (MI5237); 
ND2: MIS236, ( T154 0, MIS209), (MIS236); 
- -ND2: MI5235, { T214 0, MIS217), (MIS235); 
- -
ND2: MIS21, (W14, _T250_0), (MIS21); 
OAI433: TSIGN OAO, (WlS, T14 TMV20, MIS166, MIS187, Wl4, MIS165, MIS187, 
- - -MIS31, MI5164, MI5165), ( TSIGN OAO); 
- -
OAI332: _T94_0, (Wl, MI5179, MIS187, WO, MIS180, MIS187, MIS71, MIS180), 
( T94 0); 
- -OAI433: Tl18 0, (W3, MIS177, MIS181, MIS187, W2, MIS178, MIS187, MIS44, 
- -MIS164, MI5178), ( Tll8 0); 
- -
AOI21: MIS44, (MIS169, MI5181, _A00370), (MIS44); 
NR3: T2 TMV20, ( A00040, MIS179, MIS180), (T2 TMV20); 
- - -ND 2 : MIS 2 4 8 , (MIS 2 0 3 , MIS 2 0 4 ) , (MIS 2 4 8 ) ; 
OAI33: Tl06 0, (MI544, MI5164, MI5177, W2, MIS181, MIS187), ( Tl06 0); 
- -OAI33: T18 TMV20, (MIS164, MI5180, MIS201, MIS71, MIS179, MIS202), 
-(Tl8 TMV20); 
-OAI33: T130 0, (MIS37, MIS164, MI5175, W4, T19 0, MI5187), { Tl30 0); 
- - - - .... 
AO I 21 : MIS 3 7 , ( T 1 9 0 , MIS 16 9 , AO O 3 7 0 ) , (MIS 3 7 ) ; 
- - -ND4: T19 0, (W2, W3, T2 TMV20, MIS169), ( T19 0); 
- - - - -OAI332: Tl54 0, (T6 TMV20, MIS174, MIS187, W6, MIS182, MIS187, MIS71, 
- - -MIS174), ( Tl54 0); 
- -NR4: T6 TMV20, ( A00040, Tl9 0, MIS175, MIS176), (T6 TMV20); 
- - - - -ND 2 : MIS 2 4 7 , (MIS 1 9 8 , MIS 2 0 8 ) , (MIS 2 4 7 ) ; 
OAI32: Tl29 0, (MI564, MIS164, MIS200, MIS175, MIS199), ( Tl29 0); 
- - - -OAI433: T142 0, (WS, Tl9 0, MIS175, MIS187, W4, MIS176, MIS187, MIS37, 
- - ~ -
MIS164, MIS176), ( T142 0); 
- -
ND 2 : MI S 7 1 , { T 4 0 , AO O 3 7 0 ) , ( MI S 7 1 ) ; 
- - -ND 2 : MIS 4 1 , { W 6 , T 6 TMV2 0 ) , (MIS 41 ) ; 
-OAI332: Tl66 0, (W7, MIS41, MIS187, MIS183, MIS184, MIS187, MIS71, MIS184), 
- -( Tl66 0); 
- -AOI21: MIS33, (MIS169, MIS185, _A00370), (MIS33); 
NR3: T35 0, ( A00040, MIS41, MIS184), ( T35 0); 
- - - - -
ND 2 : MIS 2 4 6 , (MIS 19 5 , MIS 212 ) , (MIS 2 4 6 ) ; 
OAI32: Tl65 0, (MIS61, MIS164, MIS197, MIS184, MIS196), ( Tl65 0); 
- - - -OAI33: Tl78 0, (MI533, MIS164, MIS172, we, MIS185, MIS187), ( Tl78 0); 
- - -
ND2: MIS245, (T25_TMV20, MIS214), (MIS245); 
OAI433: T3067, (W9, MIS172, MIS185, MIS187, wa, MIS173, MIS187, MIS33, 
MIS164, MIS173), ( T3067); 
AOI33: T25 TMV20, ( T4 0, Tl78 0, T165 0, T4 0, wa, MIS246), (T25 TMV20); 
- -- - - - -- -OAI433: T214 0, (Wll, TlO TMV20, MIS170, MIS187, WlO, MIS171, MIS187, 
- -MIS42, MIS164, MIS171), (_T214_0); 
AOI21: MIS42, (TlO TMV20, MIS169, A00370), (MIS42); 
- -ND4: TlO TMV20, (W8, W9, T35 0, MIS169), (TlO TMV20}; 
- - - -ND2: MIS244, (T26_TMV20, MIS216), (MIS244); 
OAI33: T3087, (MIS42, MIS164, MIS170, WlO, TlO TMV20, MIS187), ( T3087); 
-
AOI33: T26 TMV20, (W9, T4 0, MIS245, T4 0, T3067, MIS213), (T26 TMV20); 
- - - - - -
AOI433: _T226_0, (_T4_0, MIS69, _TSl_O, MIS32, MIS69, _T51_0, MIS167, Wl2, 
T4 O, MIS32), ( T226 0); 
- - - -OAI21: MIS32, ( A00040, TSl 0, MIS186), (MIS32); 
- - -N R 4 : T 5 1 0 , { AO O O 4 0 , Tl O T MV 2 0 , MI S 1 7 0 , MI S 1 7 1 ) , ( T 5 1 0 ) ; 
- - - - -OAI33: T250 0, (MIS31, MIS164, MIS166, Wl4, Tl4 TMV20, MIS187), ( T250 0); 
- - -
NR2 : MIS 6 9 , ( AO O O 4 0 , MIS 1 6 4 ) , (MIS 6 9 ) ; 







ND4: Tl4 TMV20, (W12, Wl3, T51 0, MIS169), (Tl4 TMV20); 
- -
- -
ND 2 : MIS 2 4 3 , ( T 2 3 8 0 , MIS 2 2 0 ) , (MIS 2 4 3 ) ; 




AOI433: T238 0, (MIS69, T51 0, Wl2, MIS168, MIS69, MIS167, Wl3, T4 0, 
- - - -
- -
MIS32, Wl3), (_T238_0); 
NR3: MIS242, (NO, Nl, N2), (MIS242); 
OAI22: MIS241, (Wl4, T250 0, MIS191, MIS221), (MIS241); 
- -
OAI21: MIS240, (T30 TMV20, MIS40, MIS21), (MIS240); 
-OAI22: MIS17, (W15, TSIGN OAO, MIS165, MIS188), (MIS17); 
- -
NR2: MIS81, (MI5164, MI5188), (MIS81); 
OAI322: T267 0, (MIS81, MIS164, MIS165, MIS81, MIS188, WlS, MIS188), 
- -( T2 67 0) ; 
- -
ND2: A00040, ( T4 0, NEG), ( A00040); 
- - -
-
NR2 : AO O 3 7 0 , ( NEG, MI 51 6 4 ) , ( AO O 3 7 0 ) ; 
-
-
ND2: MIS239, (WO, _A00370), (MIS239); 
OAI22: MI536, (_T94_0, MIS180, Wl, MIS201), (MIS36); 
OAI22: MIS65, ( Tl06 0, MIS203, Tl8 TMV20, MIS204), (MIS65); 
- -
-
OAI22: MIS30, ( Tll8 0, MIS178, W3, MIS206), (MIS30); 
- -
AO I 3 3 : T 19 TMV2 0 , ( T 4 0 , T 18 TMV2 0 , T 10 6 0 , T 4 0 , W2 , MIS 2 4 8 ) , 
- -- -
- - --(Tl9 TMV20); 
-
AOI22: MI5251, (MIS237, MIS178, Tl9 TMV20, MIS206), (MIS251); 
-
AOI22: MIS64, (W3, _T118_0, MIS30, MIS205), (MIS64); 
OAI22: MIS27, ( Tl30 0, MIS175, W4, MIS199), (MIS27); 
. 
- -
OAI22: MI562, ( Tl29 0, MIS198, Tl42 0, MIS208), (MIS62); 
- - - -
OAI22: MIS29, ( Tl54 O, MIS174, W6, MIS210), (MIS29); 
- -
AOI33: T22 TMV20, ( T4 0, Tl42 0, . Tl29 0, T4 0, WS, MIS247}, {T22 TMV20); 
- -- - -
- - -- -
AOI22: MI5250, (MIS236, MIS174, T22 TMV20, MIS210), (MIS250); 
-
AOI22: MI561, (W6, Tl54 0, MIS29, MIS209), (MIS61); 
- -
OAI22: MIS 2 6 , ( T 1 6 6 0 , MIS 18 4 , W7 , MIS 1 9 6 ) , (MIS 2 6 ) ; 
- -
OAI22: MIS59, ( T165 0, MIS195, T178 0, MIS212), (MIS59); 
- - - -
OAI22: MIS57, (T25 . TMV20, T3067, MIS213, MI5214), (MIS57); 
- -OAI22: MISSS, (T26 TMV20, T3087, MIS215, MIS216), (MIS55); 
- -
OAI22: MIS28, ( T214 0, MIS171, Wll, MI5218), (MIS28); 
- -
AOI33: T 2 7 TMV2 0 , ( W 10 , T 4 0 , MIS 2 4 4 , T 4 0 , T 3 0 8 7 , MIS 215 ) , ( T 2 7 TMV2 0 ) ; 
- -- -
- - -
AOI22: MIS2 4 9, (MIS235, MISl 71, T27 TMV20, MI5218) , {MIS2 4 9) ; 
-
AOI22: MIS54, (Wll, T214 0, MIS28, MIS217), {MI554); 
- -
OAI22: MIS25, (Wl2, T226 0, MIS167, MIS193), (MIS25); 
- -
OAI22: MIS52, ( T238 0, T225 0, MIS192, MIS220), {MIS52); 
- - - -
AO I 21 : MIS 2 3 8 , (MIS 1 6 6 , MIS 1 9 0 , MIS 1 91 ) , {MIS 2 3 8 ) ; 
OR2 : MIS 2 2 4 , (MIS 1 6 , MIS 1 6 4 ) , (MIS 2 2 4 ) ; 
OAI22: MIS40, (Wl4, T250 0, MIS166, MIS190), (MIS40); 
- -




ND4: MIS70, (_T4_0, MIS188, MIS222, MIS223), {MIS70); 
AOI3322: MIS16, ( T3350, T4 0, MIS188, T4 0, MIS81, MIS188, MIS81, MIS222, 
- - -
- -
T4 0, T267 0), (MIS16); 
- - - -
NR2 : _ T 4 _ 0 , (MIS 2 4 2 , MIS 16 3) , ( _ T 4 _ 0 ) ; 
OAI2221: _T3350, (MIS240, MIS241, MIS17, MIS241, MIS240, MIS189, _T4_0), 
( T3350); 
AOI41: MIS15, (_T3350, MI581, MI5165, MIS223, MIS24), {MIS15}; 
OAI332: DNWl, (MIS36, MIS239, MIS224, MIS202, MIS224, MIS231, T4 0, MIS180), 
{ DNWl) ; 







( DNW2) ; 
DNW3, {Tl9 TMV20, MIS30, MIS224, MIS205, MIS207, MIS224, T4 0, 
- -MI S 1 7 8 ) , ( D NW 3 ) ; 
_DNW4, (MIS27, MIS64, MIS224, MIS251, MIS200, MIS224, T4 0, MIS175), 
{ DNW4); 
DNWS, (MIS62, MI5176, MIS224, WS, MIS224, MIS229, T4 0, MIS176), 
{ DNW5) ; 
-DNW6, (T22 TMV20, MIS29, MIS224, MIS209, MIS211, MIS224, T4 0, 
- -
- -
MI S 1 7 4 ) , { D NW 6 ) ; 
_DNW7, (MIS26, MIS61, MIS224, MIS250, MIS197, MIS224, _T4_0, MIS184), 
( DNW7) ; 
DNW8, (MIS59, MIS172, MIS224, wa, MIS224, MIS228, 
( DNW8); 
T4 0, MIS172), 
- -




























( DNW9) ; 
DNWlO, (MIS55, MIS170, MIS224, WlO, MIS224, MIS226, _T4_0, MIS170), 
( DNWlO); 
-
_DNWll, (T27~TMV20, MIS28, MIS224, MIS217, MIS219, MIS224, _T4_0, 
MIS171), ( DNWll); 
-
_DNW12, (MIS25, MIS54, MIS224, MIS249, MIS194, MIS224, _T4_0, MIS167), 
( DNW12) ; 
-DNW13, (MIS52, MIS168, MIS224, Wl3, MIS224, MIS225, _T4 0, MIS168), 
( DNW13); 
DNW14, (T30 TMV20, MIS238, MIS224, MIS40, MIS221, MIS224, T4 0, 
- - - -MIS166), ( DNW14); 
D NW 15 , ( T 3 3 5 0 , MIS 1 6 , T 4 0 , MIS 1 6 5 , MIS 7 0 ) , ( DNW 15 ) ; 
- - -NWO, ( DNWO, CK, CK), (NWO, NWO_NOT); 
NWl, (_DNWl, CK, CK), (NWl, NWl_NOT); 
NW2, ( DNW2, CK, CK), (NW2, NW2 NOT); 
NW3, (_DNW3, CK, CK), (NW3, NW3_NOT); 
NW4, ( DNW4, CK, CK), (NW4, NW4 NOT); 
- -NWS, (_DNWS, CK, CK), (NWS, NWS_NOT); 
NW6, (_DNW6, CK, CK), {NW6, NW6 NOT); 
NW7, ( DNW7, CK, CK), (NW7, NW7 NOT); 
NW8, ( DNW8, CK, CK) , (NW8, NW8 NOT) ; 
NW9, (_DNW9, CK, CK), (NW9, NW9 NOT); 
NWlO, ( DNWlO, CK, CK), (NWlO, NWlO NOT); 
NWll, (_DNWll, CK, CK), (NWll, NWll NOT); 
NW12, (_DNW12, CK, CK), (NW12, NW12_NOT); 
NW13, (_DNW13, CK, CK), (NW13, NW13_NOT); 
NW14, (_DNW14, CK, CK), (NW14, NW14_NOT); 








CREATION DATE ll-Apr-90 00:15:36 UPDATE DATE: ll-Apr-90 00:15:36 CIRCUIT NAME : S? 
VDD • S . 0 ~ \' VGG • 
INPUT r:LE NAME :o~: 




NEG • • • • • • • • • • 
1 
N2 • • • • • • • • • • • 
0 
Nl • • • . • • • • • • • 
NO 
11 4 !> 
IW • • • • • • • • • • • .__ _______ -..J 
7 
SW . . . . . . . . . . . ----------
CIRCUIT NAME: SP CREATION DATE 
VDD • 5. 00 V VGG • . 00 V VBG • 










IW . . . . . . . . . . . 
!>C 
I 
ADTIHE • l. 




ll-Apr-90 00:lS:36 UPDATE DATE: ll-Apr-90 00:lS:36 
.00 V TEMP• .00 C UNIT TIME PERIOD • 1.00 NS 
250 
I 




























CIRCUIT NAM£ : SP CREJa'ION DATE 
VDD • S.00 V VGG • .00 V VBG • 










• • • • • • • • • 
0 
• • • • • • • • 
0 
• • • • • • • • • 
l 
• • • • • • • • • 
IW • • • • • • • • • •• 
45 
SW . . . . . . . . . . . ..._ ________ _ 
ll·Acr-90 00:15:36 UPDATE DATE : :l-Apr-90 00:15:36 
.00 V TEMP• .00 C UNIT TIME PERIOD • :.00 NS 
ADTIHE • l, 
4 5 C 
I 
50C I I 
CIRCUIT NAME : SP CREATION DATE ll-Apr-90 00:l~:36 UPDATE DATE: ll-Apr-90 00:lS:36 
VECTOR PERIOD• ' ... 
-
VDD • S.00 V VGG • .00 V VBG • .00 V TEMP• .00 C UNIT TIME PERICO • !.00 NS VECTOR PERIOD• l. 
INPUT FILE NAHE :out 444444444 ADTIME • l, 
T ,5o I 
PHIO 
1 
SHIFT • • • • • • •• 
NEG 
1 




IW . . . . . . . . . . . 
CE59 


























:IRCUIT NA!-'.£: SF 
'Jt>O • 5 . 0 0 V VGG • 
INPUT FILE NAME :out 
CREATION DATE 






SHIFT • • • • • • • • 
0 
NEG • • • • • • • • • • 
1 
N2 • • • • • • • • • • • 
Nl 
NO 
IW • • • • • • • • • • • 
1800 
~A99 
SW . . . . . . . . . . . -------------
ll-Acr-90 00:l~:36 UPDATE DATE : ll-Apr-90 00:15:36 
. 00 V T£."!? • . 00 C tr.:IT TI'P'.!: PERIOD • ~. 00 NS 
AOTIM!: • l, 
es: 90C 
I 
CIRCUIT NAME : SP CREATION DATE ll-Apr-90 00:15:36 UPDATE DATE: ll•Apr-90 00:15:36 
VtCTOR PERIOD• , . . 




VOD • 5.00 V VGG • .00 V VBG • .00 V TEMP• .00 C UNIT TIME PERIOD • 1.00 NS VECTOR PERIOD• l. 
INPUT FIL£ NAME :out 444444444 AOTIHE • l, 
T 10~0 11~0 
0 I I 
0 





SHIFT • • • • • • • • 
l 
NEG • • • • • • • • • • 
l 




IW • • • • • • • • • • • 
1145 

























:IRCUIT NAME : sr CREATION DATE 
VDD • S.00 V VGG • .00 \' VBG • 




PHIO . . . . . . . . . ...._ _________ _ 
0 
SHIFT • • • • • • • • 
l 
NEG • • • • • • • • • • 
l 
N2 • • • • • • • • • • • 
0 
Nl • • • • • • • • • • • 
0 
NO • • • • • • • • • • • 
IW • • • • • • • • • • • 
SW . . . . . . . . . . . ..... _______ __, 
CIRCUIT NAME: SP CREATION DATE 
VDO • 5.00 V VGG • .00 V V8G • 




PHIO . . . . . . . . . .__ ________ _ 
l 
SHIFT • • • • • • • • 
l 
NEG • • • • • • • • • • 
l 
N2 • • . • • . • • • • • 
) ', l~ ..L. 
45 
Tr.~ 
J.. v, • • • • • • • • • • • 
4CJ1 
. . . . . . . . . . . --------------
I / 
ll-Apr•90 00:15:36 UPDATE DATE: ll-Apr-90 00:15:36 
.00 V TEMP• .00 C UNIT TIME PERIOD • 1.00 NS 




ll-Apr-90 00:lS:36 UPDATE DATE: ll•Apr-90 00:lS:36 
.00 V TEMP• .00 C UNIT TIME PERIOD • 1.00 NS 
14SO 
I 
ADTIHE • 1, 
-/08-





























CIRCUIT NAME: TGEN 
VDD = 5.00 V VGG = 
INPUT FILE NAME :tgen 
T 
RESET • • • • • • • • • 
MCLK • • • • • • • • • • 
M2CLK • • • • • • • • • 
M4CLK • • • • • • • • • 
RD • • • • • • • • • • • • 
PHISPA • • • • • • • • 
WR • • • • • • • • • • • • 
PHITSM • • • • • • • • 
PHIO • • • • • • • • • • 
PHI1 • • • • • • • • • • 
\ 
-
CREATION DATE: 4-Feb-90 10:35:42 UPDATE DATE: 4-Feb-90 10:36:44 
.00 V VBG • .00 V TEMP• 25.00 C UNIT TIME PERIOD - 1.00 NS VECTOR PERIOD= 
1. 
AOTIHE • 1 8 















.. .. .. 










,.. .. .. .. "" 
.. . .. .. "" 
,. .. .. .. 
I -
.. 




















.. • .. 
.. .. r r ,. ,. .. ,. -
. . • 
.. .. .. • 












ADRO . . . . . . . . . . n_, I I I I I I I I I I I I I I I V \ I I I I I I I I I I I I r 
ADRl • • • • • • • • • • 1 I I I I I I I I I I f I I I I L 
ADR2 • • • • • • • • • • 1 I I I I I I I l __ 
ADR3 • • • • • • • • • • 1 r I r '--~-









CIRCUIT NAME: TSM 
VDD = 5.00 V VGG -
INPUT FILE NAME :out 
T 
0 
PHIO • • • • • • • • • 
IW • • • • • • • • • • • 
ow • • • • • • • • • • • 
CREATION DATE 




: 28-Jan-90 21:51:30 UPDATE DATE: 28-Jan-90 21:51:33 
.00 V TEMP= .00 C UNIT TIME PERIOD - 1.00 NS 








I I J ' 
I I I 
, I I ~ 
0 1 2 7 lOC 100 lOA l0B 200 205 206 207 308 309 
30A 30F 
I I ' 
j l l j j I I I 
I I 
' ' 
? 0 2 lOC lOA 200 3FA 2F8
 2F6 
. 































ADVICE lP AS OF 091489 RUN ON 04/28/90 AT 13:40:00 S# 14758 
( 25. 0 DEG C) . TITLE: HIGH-SPEED OPERATIONAL AMPLIFIER 




















" \ i\ 
' ~ ~ 

















l.OE+03 1.0E+04 l.OE+05 1.0E+06 1.0E+07 l.OE+08 1.-~E+09 
FREQ 
,-







ADVICE lP AS OF 091489 RUN ON 04/28/90 AT 13:40:00 S# 14758 




0 . ~ . 
. ... 
... 




















































ADVICE lP AS OF 091489 RUN ON 04/28/90 AT 13:40:00 S# 14758 
( 25.0 DEG C) .TITLE: HIGH-SPEED OPERATIONAL AMPLIFIER 
l.OE+OO.--------r--r------r---,-----:c:=====r'~------~~----~Legend 
( 
5.0E-01--+-----------+--~-------+--------------+-----------~----t-------t ... , .... 'l"·------J,/ 
0 . 
-5 . 0E-01 --+--____ _.__ ______ .,,__ __ --+ _____ ___,_ ____ --4 
1 VIN 
2 VOUT 
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